
Micrel, Inc.
KSZ8851-16MLLJ
March 2010
68
M9999-030210-1.0
Chip Global Control Register (0xC6 – 0xC7): CGCR
This register contains the global control for the chip function.
Bit
Default
R/W
Description
15-12
0x0
RW
Reserved.
11-10
0x2
RW
Reserved.
9
0x0
RW
LEDSEL0
This bit sets the LEDSEL0 selection for P1LED1 and P1LED0. PHY port LED indicators,
defined as below:
LEDSEL0 (bit9)
0
1
P1LED1
100BT
ACT
P1LED0
LINK/ACT
LINK
8
0x0
R/W
Reserved.
7-0
0x35
RW
Reserved.
Indirect Access Control Register (0xC8 – 0xC9): IACR
This register contains the indirect control for the MIB counter (Write IACR triggers a command. Read access is
determined by bit 12).
Bit
Default
R/W
Description
15-13
0x0
RW
Reserved.
12
0x0
RW
Read Enable.
1 = Read cycle is enabled (MIB counter will clear after read).
0 = No operation.
11-10
0x0
RW
Table Select
00 = reserved.
01 = reserved.
10 = reserved.
11 = MIB counter selected.
9-5
-
RW
Reserved.
4-0
0x00
RW
Indirect Address
Bit 4-0 of indirect address for 32 MIB counter locations.
0xCA – 0xCF: Reserved
Indirect Access Data Low Register (0xD0 – 0xD1): IADLR
This register contains the indirect data (low word) for MIB counter.
Bit
Default
R/W
Description
15-0
0x0000
RW
Indirect Low Word Data
Bit 15-0 of indirect data.